

A self-routing switching network composed of sorting cells interconnected as a bit-permuting network and, in particular, as a banyan-type network, and the concomitant general self-routing control mechanism for routing packets over such networks. The self-routing mechanism includes a theoretical approach of determining the routing tag of a packet from the guide of the network and the destination address of the packet, and accomplishes the self-routing of packets by the sorting of packets.--.

In the Claims:

Please cancel claims 1-16.

Please add claims 17-42 as follows:

--17. A method for self-routing a packet to a given destination address through a bit-permuting network, the network being characterized by a guide, the method comprising

generating a routing tag for the packet with reference to the guide of the network and the destination address, and

routing the packet through the network using the routing tag.

18. The method as recited in claim 17 wherein the network is a k-stage network composed of nodes and the destination address is expressed as binary( $d_1d_2\dots d_k$ ) and the guide is expressed as  $\gamma(1), \gamma(2), \dots, \gamma(k)$  where  $\gamma$  is a mapping from the set  $\{1, 2, \dots, k\}$  to the set  $\{1, 2, \dots, n\}$ , and wherein the generating a routing tag includes generating binary ( $d_{\gamma(1)}d_{\gamma(2)}\dots d_{\gamma(k)}$ ).

19. The method as recited in claim 18 including prepending binary ( $d_{\gamma(1)}d_{\gamma(2)}\dots d_{\gamma(k)}$ ) to the packet.

20. The method as recited in claim 19 wherein, for a  $j$ -th stage node, the routing includes using  $d_{\gamma(j)}$  in the  $j$ -th stage node to select an output from the  $j$ -th stage node to emit the packet,  $1 \leq j \leq k$ .

21. The method as recited in claim 20 wherein the network is an  $n$ -stage banyan-type network, the guide is expressed as  $\gamma(1), \gamma(2), \dots, \gamma(n)$  where  $\gamma$  is a permutation on the integers from 1 to  $n$  and wherein, for a  $j$ -th stage node, the routing includes using  $d_{\gamma(j)}$  in the  $j$ -th stage node to select an output from the  $j$ -th stage node to emit the packet,  $1 \leq j \leq n$ .

22. A method for self-routing a packet through a  $2^n \times 2^n$  switch, the switch having  $2^n$  external output ports labeled with  $2^n$  distinct binary output addresses in the form of  $b_1b_2\dots b_n$ , and is composed of a plurality of switching cells interconnected into a  $k$ -stage bit-permuting network which is characterized by the guide  $\gamma(1), \gamma(2), \dots, \gamma(k)$  where  $\gamma$  is a mapping from the set  $\{1, 2, \dots, k\}$  to the set  $\{1, 2, \dots, n\}$ , wherein each of the switching cells is a sorting cell associated with the partial order “0 (‘0-bound’)  $\prec$  1 (‘1-bound’)”, the packet being destined for a binary output address  $d_1d_2\dots d_n$ , the method comprising

generating a routing tag  $d_{\gamma(1)}d_{\gamma(2)}\dots d_{\gamma(k)}$  for the packet with reference to the guide and the destination output address of the packet, and

routing the packet through the network by using  $d_{\gamma(j)}$  in the routing tag in the  $j$ -th stage cell,  $1 \leq j \leq k$ , to select an output from the  $j$ -th stage cell to emit the packet.

23. The method as recited in claim 22 wherein the routing includes removing the bit  $d_{\gamma(j)}$  from the routing tag before the packet exits the  $j$ -th stage cell,  $1 \leq j \leq k$ .

24. The method as recited in claim 22 wherein the routing includes using the leading bit in the routing tag in the  $j$ -th stage cell,  $1 \leq j \leq k$ , to select an output from the  $j$ -th stage cell to emit the packet.

25. The method as recited in claim 22 wherein the routing includes removing the leading one bit from the routing tag of the packet before the packet exits the  $j$ -th stage cell,  $1 \leq j \leq k$ , such that the leading bit of the routing tag in the  $j$ -th stage cell,  $1 \leq j \leq k$ , is always  $d_{\gamma(j)}$ .

26. The method as recited in claim 22 wherein the routing includes rotating the leading one bit of the routing tag of the packet to the end of the routing tag before the packet exits the  $j$ -th stage cell,  $1 \leq j \leq k$ , such that the leading bit of the routing tag in the  $j$ -th stage cell,  $1 \leq j \leq k$ , is always  $d_{\gamma(j)}$ .

27. The method as recited in claim 22 wherein the switch is characterized as an  $n$ -stage banyan-type network with guide  $\gamma(1), \gamma(2), \dots, \gamma(n)$ , where  $\gamma$  is a permutation on

the integers from 1 to n and wherein the generating a routing tag includes generating  $d_{\gamma(1)}d_{\gamma(2)}\dots d_{\gamma(n)}$ .

28. The method as recited in claim 22 wherein the packet is an idle packet which is a stream of '0' bits such that the packet is either a real data packet or an idle packet.

29. The method as recited in claim 22 wherein the sorting cell is associated with the partial order "10 ('0-bound')  $\prec$  00 ('idle')  $\prec$  11 ('1-bound')".

30. The method as recited in claim 22 wherein generating the routing tag includes generating the routing tag  $1d_{\gamma(1)}d_{\gamma(2)}\dots d_{\gamma(k)}$  for a real data packet.

31. The method as recited in claim 30 wherein the routing includes using  $1d_{\gamma(j)}$  in the routing tag of the real data packet in the j-th stage cell,  $1 \leq j \leq k$ , to select an output from the j-th stage cell to emit the real data packet.

32. The method as recited in claim 31 wherein the routing includes removing the bit  $d_{\gamma(j)}$  from the routing tag before the real data packet exits from the j-th stage cell,  $1 \leq j \leq k$ .

33. The method as recited in claim 31 wherein the routing includes using the leading two bits in the routing tag in the j-th stage cell,  $1 \leq j \leq k$ , to select an output from the j-th stage cell to emit the packet.

34. The method as recited in claim 33 wherein the routing includes removing the second leading one bit from the routing tag of the packet before the packet exits the j-th stage cell,  $1 \leq j \leq k$ , such that the leading two bits of the routing tag in the j-th stage cell,  $1 \leq j \leq k$ , are always  $1d_{\gamma(j)}$ .

35. The method as recited in claim 33 wherein the routing includes rotating the second bit of the routing tag of the packet to the end of the routing tag before the packet exits the j-th stage cell,  $1 \leq j \leq k$ , such that the leading two bits of the routing tag in the j-th stage cell,  $1 \leq j \leq k$ , are always  $1d_{\gamma(j)}$ .

36. A method for self-routing a plurality of real data packets through a  $2^n \times 2^n$  switch, the switch having  $2^n$  external output ports labeled with  $2^n$  distinct binary output addresses in the form of  $b_1b_2 \dots b_n$ , and is composed of a plurality of switching cells interconnected into a k-stage bit-permuting network which is characterized by the guide  $\gamma(1), \gamma(2), \dots, \gamma(k)$  where  $\gamma$  is a mapping from the set  $\{1, 2, \dots, k\}$  to the set  $\{1, 2, \dots, n\}$ , wherein each of the switching cells is a sorting cell associated with the partial order “10 (‘0-bound’) < 00 (‘idle’) < 11 (‘1-bound’)”, each of the real data packets arriving at a distinct external input port determining an active input port and being destined for a binary destination address  $d_1d_2 \dots d_n$ , the method comprising  
generating an idle packet as a stream of ‘0’ bits at each of the non-active external input ports,

generating a routing tag  $1d_{\gamma(1)}d_{\gamma(2)}\dots d_{\gamma(k)}$  for each of the real data packets with reference to the guide of the network and the destination address of the packet,

generating a routing tag which is a string of  $k+1$  '0' bits for each of the idle packets, and

routing the real data packets and the idle packets through the network by sorting the packets by the sorting cells of the network, wherein the sorting by each of the sorting cells is according to the associated partial order and is based upon the leading two bits, which are either '10' or '11' for a real data packet, or '00' for an idle packet, of the routing tag of each of the two packets arrived at each of the cells, and wherein the second leading bit is removed from the routing tag or rotated to the end of the routing tag of each of the packets before the packet exits from the  $j$ -th stage cell such that the leading two bits of the routing tag of each of the packets at each of the  $j$ -th stage cell,  $1 \leq j \leq k$ , are always ' $1d_{\gamma(j)}$ ' or '00'.

37. The method as recited in claim 36 wherein the real data packets are classified into  $2^r$  priority classes,  $r \geq 1$ , wherein each of the priority classes is coded in an  $r$ -bit string  $p_1 \dots p_r$ , and the generating of a routing tag for each of the real data packets includes generating  $1d_{\gamma(1)}p_1 \dots p_r d_{\gamma(2)} \dots d_{\gamma(k)}$  as the routing tag.

38. The method as recited in claim 36 wherein the generating of a routing tag for each of the idle packets includes generating a string of  $k+r+1$  '0' bits as the routing tag.

39. The method as recited in claim 36 wherein each of the priority classes is coded in an  $r$ -bit string  $p_1 \dots p_r$ , the generating of a routing tag for each of the real data packets includes generating  $1d_{\gamma(1)}p_1 \dots p_r d_{\gamma(2)} \dots d_{\gamma(k)}$  as the routing tag, the sorting at each of the sorting cells of the concentrator based upon the two leading bits of the routing tag includes using the priority code  $p_1 \dots p_r$  as the tiebreaker, and processing the routing tag includes generating the routing tag such that the leading  $r+2$  bits of the routing tag of each of the real data packets at each of the  $j$ -th super-stage concentrators,  $1 \leq j \leq k$ , is ' $1d_{\gamma(j)}p_1 \dots p_r$ '.

40. The method as recited in claim 36 wherein the real data packets are classified into  $2^r$  priority classes,  $r \geq 1$ , wherein each of the priority classes is coded in an  $r$ -bit string  $p_1 \dots p_r$ , the generating of a routing tag for each of the real data packets includes generating  $1d_{\gamma(1)}p_1 \dots p_r d_{\gamma(2)} \dots d_{\gamma(k)}$  as the routing tag, the generating of a routing tag for each of the idle packets includes generating a string of  $k+r+1$  '0' bits as the routing tag, the sorting at each of the sorting cells of the concentrator based upon the two leading bits of the routing tag includes using the priority code  $p_1 \dots p_r$  as the tiebreaker, and processing the routing tag includes removing the second leading bit from the routing tag or rotating the second leading bit to the end of the routing tag, and rotating the  $r$ -bit priority code  $p_1 \dots p_r$  to the position behind the next bit originally following the priority code in the routing tag such that the leading  $r+2$  bits of the routing tag of each of the packets at each of the  $j$ -th super-stage concentrators,  $1 \leq j \leq k$ , are always ' $1d_{\gamma(j)}p_1 \dots p_r$ ' or ' $00 \dots 0$ '.

41. A  $2^n \times 2^n$  self-routing switch having an array of  $2^n$  external input ports and an array of  $2^n$  external output ports with  $2^n$  distinct binary output addresses in the form of  $b_1 b_2 \dots b_n$  for switching a packet, the packet being either a real data packet destined for an  $n$ -bit binary destination address, or being an idle packet having no pre-determined destination output address, the switch comprising

a switch fabric with external switch fabric input ports, the switch fabric having a plurality of switching cells interconnected into a  $k$ -stage bit-permuting network which is characterized by the guide  $\gamma(1), \gamma(2), \dots, \gamma(k)$ , where  $\gamma$  is a mapping from the set  $\{1, 2, \dots, k\}$  to the set  $\{1, 2, \dots, n\}$ ,

a routing tag circuit, coupled to the external switch fabric input ports, for generating a routing tag  $1d_{\gamma(1)}d_{\gamma(2)}\dots d_{\gamma(k)}$  for each of the real data packets with reference to the guide of the bit-permuting network and the destination output address of the packet, and

a routing control circuit, coupled to the switching cells, for routing the real data packet through the switch by using  $1d_{\gamma(j)}$  in the routing tag of the packet in the  $j$ -th stage cell,  $1 \leq j \leq k$ , to select an output from the  $j$ -th stage cell to emit the packet.

42. The system as recited in claim 41 wherein the real data packets are classified into  $2^r$  priority classes,  $r \geq 1$ , wherein each of the priority classes is coded in an  $r$ -bit string  $p_1 \dots p_r$ , and wherein the routing tag circuit includes a generator for generating a routing tag for each of the real data packets of the form  $1d_{\gamma(1)}p_1 \dots p_r d_{\gamma(2)} \dots d_{\gamma(k)}$  as the routing tag.--.